a043e8c76b
This is designed to support the very basic ethernet switch chip behaviour, specifically: * accessing switch register space; * accessing per-PHY registers (for switches that actually expose PHYs); * basic vlan group support, which applies for the rtl8366 driver but not for the atheros switches. This also includes initial support for: * rtl8366rb support - which is a 10/100/1000 switch which supports vlan groups; * Initial Atheros AR8316 switch support - which is a 10/100/1000 switch which supports an alternate vlan configuration (so the vlan group methods are stubbed.) The general idea here is that the switch driver may speak to a variety of backend busses (mdio, i2c, spi, whatever) and expose: * If applicable, one or more MDIO busses which ethernet interfaces can then attach PHYs to via miiproxy/mdioproxy; * exposes miibusses, one for each port at the moment, so .. * .. a PHY can be exposed on each miibus, for each switch port, with all of the existing MII/ifnet framework. However: * The ifnet is manually created for now, and it isn't linked into the interface list, nor can you (currently) send/receive frames on this ifnet. At some point in the future there may be _some_ support for this, for switches with a multi-port, isolated mode. * I'm still in the process of sorting out correct(er) locking. TODO: * ray's switch code in zrouter (zrouter.org) includes a much more developed newbus API that covers the various switch methods, as well as a capability API so drivers, the switch layer and the userland utility can properly control the subset of supported features. The plan is to sort that out later, once the rest of ray's switch drivers are brought over and extended to export MII busses and PHYs. Submitted by: Stefan Bethke <stb@lassitu.de> Reviewed by: ray
181 lines
4.6 KiB
C
181 lines
4.6 KiB
C
/*-
|
|
* Copyright (c) 2011-2012 Stefan Bethke.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/bus.h>
|
|
#include <sys/errno.h>
|
|
#include <sys/kernel.h>
|
|
#include <sys/module.h>
|
|
#include <sys/socket.h>
|
|
#include <sys/sockio.h>
|
|
#include <sys/sysctl.h>
|
|
#include <sys/systm.h>
|
|
|
|
#include <net/if.h>
|
|
#include <net/if_arp.h>
|
|
#include <net/ethernet.h>
|
|
#include <net/if_dl.h>
|
|
#include <net/if_media.h>
|
|
#include <net/if_types.h>
|
|
|
|
#include <machine/bus.h>
|
|
#include <dev/iicbus/iic.h>
|
|
#include <dev/iicbus/iiconf.h>
|
|
#include <dev/iicbus/iicbus.h>
|
|
#include <dev/mii/mii.h>
|
|
#include <dev/mii/miivar.h>
|
|
#include <dev/etherswitch/mdio.h>
|
|
|
|
#include <dev/etherswitch/etherswitch.h>
|
|
|
|
#include <dev/etherswitch/arswitch/arswitchreg.h>
|
|
#include <dev/etherswitch/arswitch/arswitchvar.h>
|
|
#include <dev/etherswitch/arswitch/arswitch_reg.h>
|
|
|
|
#include "mdio_if.h"
|
|
#include "miibus_if.h"
|
|
#include "etherswitch_if.h"
|
|
|
|
static inline void
|
|
arswitch_split_setpage(device_t dev, uint32_t addr, uint16_t *phy,
|
|
uint16_t *reg)
|
|
{
|
|
struct arswitch_softc *sc = device_get_softc(dev);
|
|
uint16_t page;
|
|
|
|
page = ((addr) >> 9) & 0xffff;
|
|
*phy = (((addr) >> 6) & 0x07) | 0x10;
|
|
*reg = ((addr) >> 1) & 0x1f;
|
|
|
|
if (sc->page != page) {
|
|
MDIO_WRITEREG(device_get_parent(dev), 0x18, 0, page);
|
|
sc->page = page;
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Read half a register. Some of the registers define control bits, and
|
|
* the sequence of half-word accesses matters. The register addresses
|
|
* are word-even (mod 4).
|
|
*/
|
|
static inline int
|
|
arswitch_readreg16(device_t dev, int addr)
|
|
{
|
|
uint16_t phy, reg;
|
|
|
|
arswitch_split_setpage(dev, addr, &phy, ®);
|
|
return (MDIO_READREG(device_get_parent(dev), phy, reg));
|
|
}
|
|
|
|
/*
|
|
* XXX NOTE:
|
|
*
|
|
* This may not work for AR7240 series embedded switches -
|
|
* the per-PHY register space doesn't seem to be exposed.
|
|
*
|
|
* In that instance, it may be required to speak via
|
|
* the internal switch PHY MDIO bus indirection.
|
|
*/
|
|
void
|
|
arswitch_writedbg(device_t dev, int phy, uint16_t dbg_addr,
|
|
uint16_t dbg_data)
|
|
{
|
|
(void) MDIO_WRITEREG(device_get_parent(dev), phy,
|
|
MII_ATH_DBG_ADDR, dbg_addr);
|
|
(void) MDIO_WRITEREG(device_get_parent(dev), phy,
|
|
MII_ATH_DBG_DATA, dbg_data);
|
|
}
|
|
|
|
/*
|
|
* Write half a register
|
|
*/
|
|
static inline int
|
|
arswitch_writereg16(device_t dev, int addr, int data)
|
|
{
|
|
uint16_t phy, reg;
|
|
|
|
arswitch_split_setpage(dev, addr, &phy, ®);
|
|
return (MDIO_WRITEREG(device_get_parent(dev), phy, reg, data));
|
|
}
|
|
|
|
int
|
|
arswitch_readreg_lsb(device_t dev, int addr)
|
|
{
|
|
|
|
return (arswitch_readreg16(dev, addr));
|
|
}
|
|
|
|
int
|
|
arswitch_readreg_msb(device_t dev, int addr)
|
|
{
|
|
|
|
return (arswitch_readreg16(dev, addr + 2) << 16);
|
|
}
|
|
|
|
int
|
|
arswitch_writereg_lsb(device_t dev, int addr, int data)
|
|
{
|
|
|
|
return (arswitch_writereg16(dev, addr, data & 0xffff));
|
|
}
|
|
|
|
int
|
|
arswitch_writereg_msb(device_t dev, int addr, int data)
|
|
{
|
|
|
|
return (arswitch_writereg16(dev, addr + 2, data >> 16));
|
|
}
|
|
|
|
int
|
|
arswitch_readreg(device_t dev, int addr)
|
|
{
|
|
|
|
return (arswitch_readreg_lsb(dev, addr) |
|
|
arswitch_readreg_msb(dev, addr));
|
|
}
|
|
|
|
int
|
|
arswitch_writereg(device_t dev, int addr, int value)
|
|
{
|
|
|
|
/* XXX Check the first write too? */
|
|
arswitch_writereg_lsb(dev, addr, value);
|
|
return (arswitch_writereg_msb(dev, addr, value));
|
|
}
|
|
|
|
int
|
|
arswitch_modifyreg(device_t dev, int addr, int mask, int set)
|
|
{
|
|
int value;
|
|
|
|
value = arswitch_readreg(dev, addr);
|
|
value &= ~mask;
|
|
value |= set;
|
|
return (arswitch_writereg(dev, addr, value));
|
|
}
|