4a0f7f1c10
- Save the current FIR in the global 'cpuinfo' structure in a new 'fpu_id' member. - Decode flags in the FIR when displaying other CPU flags during boot. - Use the existing "dummy" slot in the floating point register structure to export the FIR in process core dumps and via ptrace(). Note that while the FIR register is not volatile, this practice of storing the FIR in the floating-point register set is used in other OS's. Reviewed by: kan MFC after: 1 month Sponsored by: DARPA / AFRL Differential Revision: https://reviews.freebsd.org/D10617
86 lines
2.8 KiB
C
86 lines
2.8 KiB
C
/* $NetBSD: cpu.h,v 1.70 2003/01/17 23:36:08 thorpej Exp $ */
|
|
|
|
/*-
|
|
* Copyright (c) 1992, 1993
|
|
* The Regents of the University of California. All rights reserved.
|
|
*
|
|
* This code is derived from software contributed to Berkeley by
|
|
* Ralph Campbell and Rick Macklem.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by the University of
|
|
* California, Berkeley and its contributors.
|
|
* 4. Neither the name of the University nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
* @(#)cpu.h 8.4 (Berkeley) 1/4/94
|
|
*/
|
|
|
|
#ifndef _CPUINFO_H_
|
|
#define _CPUINFO_H_
|
|
|
|
/*
|
|
* Exported definitions unique to NetBSD/mips cpu support.
|
|
*/
|
|
|
|
#ifdef _KERNEL
|
|
#ifndef LOCORE
|
|
|
|
struct mips_cpuinfo {
|
|
u_int8_t cpu_vendor;
|
|
u_int8_t cpu_rev;
|
|
u_int8_t cpu_impl;
|
|
u_int8_t tlb_type;
|
|
u_int32_t tlb_pgmask;
|
|
u_int16_t tlb_nentries;
|
|
u_int8_t icache_virtual;
|
|
boolean_t cache_coherent_dma;
|
|
boolean_t userlocal_reg;
|
|
struct {
|
|
u_int32_t ic_size;
|
|
u_int8_t ic_linesize;
|
|
u_int8_t ic_nways;
|
|
u_int16_t ic_nsets;
|
|
u_int32_t dc_size;
|
|
u_int8_t dc_linesize;
|
|
u_int8_t dc_nways;
|
|
u_int16_t dc_nsets;
|
|
} l1;
|
|
struct {
|
|
u_int32_t dc_size;
|
|
u_int8_t dc_linesize;
|
|
u_int8_t dc_nways;
|
|
u_int16_t dc_nsets;
|
|
} l2;
|
|
u_int32_t fpu_id;
|
|
};
|
|
|
|
extern struct mips_cpuinfo cpuinfo;
|
|
|
|
#endif /* !LOCORE */
|
|
#endif /* _KERNEL */
|
|
#endif /* _CPUINFO_H_ */
|