Sean Bruno 3f929d8cdd Update hwpmc to support the Xeon class of Ivybridge processors.
case 0x3E:      /* Per Intel document 325462-045US 01/2013. */

Add manpage to document all the goodness that is available in this
processor model.

No support for uncore events at this time.

Submitted by:	hiren panchasara <hiren.panchasara@gmail.com>
Reviewed by:	davide, jimharris, sbruno
Obtained from:	Yahoo! Inc.
MFC after:	2 weeks
2013-01-31 22:09:53 +00:00
..
2012-06-06 09:07:50 +00:00
2013-01-22 18:51:14 +00:00
2012-07-28 21:56:24 +00:00
2012-10-16 09:57:34 +00:00
2012-08-06 08:58:54 +00:00
2012-10-26 20:24:13 +00:00
2012-11-23 19:20:38 +00:00
2012-01-15 13:23:43 +00:00
2012-10-10 08:36:38 +00:00
2012-07-26 13:58:43 +00:00
2012-09-18 02:19:43 +00:00
2013-01-21 23:24:16 +00:00
2012-07-28 21:56:24 +00:00
2013-01-07 21:35:25 +00:00
2012-01-15 13:23:18 +00:00
2012-10-10 08:36:38 +00:00
2012-06-10 11:17:14 +00:00
2012-10-10 08:36:38 +00:00
2013-01-11 00:03:19 +00:00
2012-11-03 22:21:37 +00:00
2012-10-10 08:36:38 +00:00
2012-10-10 08:36:38 +00:00
2011-10-18 08:09:44 +00:00