2005-01-06 01:43:34 +00:00
|
|
|
/*-
|
2001-05-11 19:56:39 +00:00
|
|
|
* Copyright (c) 2001 Wind River Systems
|
|
|
|
* Copyright (c) 2001
|
|
|
|
* Bill Paul <wpaul@bsdi.com>. All rights reserved.
|
2002-04-29 11:57:30 +00:00
|
|
|
* Copyright (c) 1998, 1999, 2000, 2001 The NetBSD Foundation, Inc.
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* This code is derived from software contributed to The NetBSD Foundation
|
|
|
|
* by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,
|
|
|
|
* NASA Ames Research Center.
|
2001-05-11 19:56:39 +00:00
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
|
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
|
|
* must display the following acknowledgement:
|
|
|
|
* This product includes software developed by Bill Paul.
|
|
|
|
* 4. Neither the name of the author nor the names of any co-contributors
|
|
|
|
* may be used to endorse or promote products derived from this software
|
|
|
|
* without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND
|
|
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
|
|
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
|
|
|
|
* THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*/
|
|
|
|
|
2003-08-24 17:55:58 +00:00
|
|
|
#include <sys/cdefs.h>
|
|
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
|
2001-05-11 19:56:39 +00:00
|
|
|
/*
|
2009-06-13 23:27:04 +00:00
|
|
|
* Driver for the National Semiconductor DP83861, DP83865 and DP83891
|
2001-05-11 19:56:39 +00:00
|
|
|
* 10/100/1000 PHYs.
|
|
|
|
* Datasheet available at: http://www.national.com/ds/DP/DP83861.pdf
|
2009-06-13 23:27:04 +00:00
|
|
|
* and at: http://www.national.com/ds/DP/DP83865.pdf
|
2001-05-11 19:56:39 +00:00
|
|
|
*
|
2009-06-13 23:27:04 +00:00
|
|
|
* The DP83891 is the older NS GigE PHY which isn't being sold
|
|
|
|
* anymore. The DP83861 is its replacement, which is an 'enhanced'
|
|
|
|
* firmware driven component. The major difference between the
|
|
|
|
* two is that the DP83891 can't generate interrupts, while the
|
|
|
|
* 83861 can (probably it wasn't originally designed to do this, but
|
|
|
|
* it can now thanks to firmware updates). The DP83861 also allows
|
|
|
|
* access to its internal RAM via indirect register access. The
|
|
|
|
* DP83865 is an ultra low power version of the DP83861 and DP83891.
|
2001-05-11 19:56:39 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <sys/param.h>
|
|
|
|
#include <sys/systm.h>
|
|
|
|
#include <sys/kernel.h>
|
2004-05-30 17:57:46 +00:00
|
|
|
#include <sys/module.h>
|
2001-05-11 19:56:39 +00:00
|
|
|
#include <sys/socket.h>
|
|
|
|
#include <sys/bus.h>
|
|
|
|
|
|
|
|
#include <net/if.h>
|
|
|
|
#include <net/if_media.h>
|
|
|
|
|
|
|
|
#include <dev/mii/mii.h>
|
|
|
|
#include <dev/mii/miivar.h>
|
2003-01-19 02:59:34 +00:00
|
|
|
#include "miidevs.h"
|
2001-05-11 19:56:39 +00:00
|
|
|
|
|
|
|
#include <dev/mii/nsgphyreg.h>
|
|
|
|
|
|
|
|
#include "miibus_if.h"
|
|
|
|
|
2002-10-14 22:31:52 +00:00
|
|
|
static int nsgphy_probe(device_t);
|
|
|
|
static int nsgphy_attach(device_t);
|
2001-05-11 19:56:39 +00:00
|
|
|
|
|
|
|
static device_method_t nsgphy_methods[] = {
|
|
|
|
/* device interface */
|
|
|
|
DEVMETHOD(device_probe, nsgphy_probe),
|
|
|
|
DEVMETHOD(device_attach, nsgphy_attach),
|
2002-04-29 13:07:38 +00:00
|
|
|
DEVMETHOD(device_detach, mii_phy_detach),
|
2001-05-11 19:56:39 +00:00
|
|
|
DEVMETHOD(device_shutdown, bus_generic_shutdown),
|
|
|
|
{ 0, 0 }
|
|
|
|
};
|
|
|
|
|
|
|
|
static devclass_t nsgphy_devclass;
|
|
|
|
|
|
|
|
static driver_t nsgphy_driver = {
|
|
|
|
"nsgphy",
|
|
|
|
nsgphy_methods,
|
|
|
|
sizeof(struct mii_softc)
|
|
|
|
};
|
|
|
|
|
|
|
|
DRIVER_MODULE(nsgphy, miibus, nsgphy_driver, nsgphy_devclass, 0, 0);
|
|
|
|
|
2002-03-20 02:08:01 +00:00
|
|
|
static int nsgphy_service(struct mii_softc *, struct mii_data *,int);
|
|
|
|
static void nsgphy_status(struct mii_softc *);
|
2001-05-11 19:56:39 +00:00
|
|
|
|
2006-12-02 15:32:34 +00:00
|
|
|
static const struct mii_phydesc nsgphys[] = {
|
2005-09-30 14:45:10 +00:00
|
|
|
MII_PHY_DESC(NATSEMI, DP83861),
|
2009-06-13 23:27:04 +00:00
|
|
|
MII_PHY_DESC(NATSEMI, DP83865),
|
2005-09-30 14:45:10 +00:00
|
|
|
MII_PHY_DESC(NATSEMI, DP83891),
|
|
|
|
MII_PHY_END
|
2002-04-29 14:09:10 +00:00
|
|
|
};
|
|
|
|
|
2002-04-28 18:47:29 +00:00
|
|
|
static int
|
|
|
|
nsgphy_probe(device_t dev)
|
2001-05-11 19:56:39 +00:00
|
|
|
{
|
|
|
|
|
2006-12-02 15:32:34 +00:00
|
|
|
return (mii_phy_dev_probe(dev, nsgphys, BUS_PROBE_DEFAULT));
|
2001-05-11 19:56:39 +00:00
|
|
|
}
|
|
|
|
|
2002-04-28 18:47:29 +00:00
|
|
|
static int
|
|
|
|
nsgphy_attach(device_t dev)
|
2001-05-11 19:56:39 +00:00
|
|
|
{
|
|
|
|
struct mii_softc *sc;
|
|
|
|
struct mii_attach_args *ma;
|
|
|
|
struct mii_data *mii;
|
|
|
|
|
|
|
|
sc = device_get_softc(dev);
|
|
|
|
ma = device_get_ivars(dev);
|
2002-04-29 14:09:10 +00:00
|
|
|
if (bootverbose)
|
|
|
|
device_printf(dev, "<rev. %d>\n", MII_REV(ma->mii_id2));
|
|
|
|
device_printf(dev, " ");
|
2001-05-11 19:56:39 +00:00
|
|
|
sc->mii_dev = device_get_parent(dev);
|
2010-09-27 20:31:03 +00:00
|
|
|
mii = ma->mii_data;
|
2001-05-11 19:56:39 +00:00
|
|
|
LIST_INSERT_HEAD(&mii->mii_phys, sc, mii_list);
|
|
|
|
|
2010-10-15 14:52:11 +00:00
|
|
|
sc->mii_flags = miibus_get_flags(dev);
|
2010-10-02 18:53:12 +00:00
|
|
|
sc->mii_inst = mii->mii_instance++;
|
2001-05-11 19:56:39 +00:00
|
|
|
sc->mii_phy = ma->mii_phyno;
|
|
|
|
sc->mii_service = nsgphy_service;
|
|
|
|
sc->mii_pdata = mii;
|
|
|
|
|
2010-11-22 21:20:11 +00:00
|
|
|
sc->mii_flags |= MIIF_NOMANPAUSE;
|
|
|
|
|
2009-06-13 23:27:04 +00:00
|
|
|
mii_phy_reset(sc);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* NB: the PHY has the 10baseT BMSR bits hard-wired to 0,
|
|
|
|
* even though it supports 10baseT.
|
|
|
|
*/
|
2002-04-29 07:18:26 +00:00
|
|
|
sc->mii_capabilities = (PHY_READ(sc, MII_BMSR) |
|
2009-06-13 23:27:04 +00:00
|
|
|
(BMSR_10TFDX | BMSR_10THDX)) & ma->mii_capmask;
|
2002-04-29 07:18:26 +00:00
|
|
|
if (sc->mii_capabilities & BMSR_EXTSTAT)
|
|
|
|
sc->mii_extcapabilities = PHY_READ(sc, MII_EXTSR);
|
2002-04-29 11:57:30 +00:00
|
|
|
|
|
|
|
mii_phy_add_media(sc);
|
2001-05-11 19:56:39 +00:00
|
|
|
printf("\n");
|
|
|
|
|
|
|
|
MIIBUS_MEDIAINIT(sc->mii_dev);
|
2006-11-28 00:47:54 +00:00
|
|
|
return (0);
|
2001-05-11 19:56:39 +00:00
|
|
|
}
|
|
|
|
|
2002-04-28 18:47:29 +00:00
|
|
|
static int
|
|
|
|
nsgphy_service(struct mii_softc *sc, struct mii_data *mii, int cmd)
|
2001-05-11 19:56:39 +00:00
|
|
|
{
|
|
|
|
|
|
|
|
switch (cmd) {
|
|
|
|
case MII_POLLSTAT:
|
|
|
|
break;
|
|
|
|
|
|
|
|
case MII_MEDIACHG:
|
|
|
|
/*
|
|
|
|
* If the interface is not up, don't do anything.
|
|
|
|
*/
|
|
|
|
if ((mii->mii_ifp->if_flags & IFF_UP) == 0)
|
|
|
|
break;
|
|
|
|
|
2002-04-29 11:57:30 +00:00
|
|
|
mii_phy_setmedia(sc);
|
2001-05-11 19:56:39 +00:00
|
|
|
break;
|
|
|
|
|
|
|
|
case MII_TICK:
|
2002-04-29 11:57:30 +00:00
|
|
|
if (mii_phy_tick(sc) == EJUSTRETURN)
|
2001-09-29 19:18:52 +00:00
|
|
|
return (0);
|
2001-05-11 19:56:39 +00:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Update the media status. */
|
|
|
|
nsgphy_status(sc);
|
|
|
|
|
|
|
|
/* Callback if something changed. */
|
2001-09-29 19:18:52 +00:00
|
|
|
mii_phy_update(sc, cmd);
|
2001-05-11 19:56:39 +00:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2001-09-29 19:18:52 +00:00
|
|
|
static void
|
2002-04-28 18:47:29 +00:00
|
|
|
nsgphy_status(struct mii_softc *sc)
|
2001-05-11 19:56:39 +00:00
|
|
|
{
|
|
|
|
struct mii_data *mii = sc->mii_pdata;
|
2002-04-29 11:57:30 +00:00
|
|
|
struct ifmedia_entry *ife = mii->mii_media.ifm_cur;
|
|
|
|
int bmsr, bmcr, physup, gtsr;
|
2001-05-11 19:56:39 +00:00
|
|
|
|
|
|
|
mii->mii_media_status = IFM_AVALID;
|
|
|
|
mii->mii_media_active = IFM_ETHER;
|
|
|
|
|
2002-04-29 11:57:30 +00:00
|
|
|
bmsr = PHY_READ(sc, MII_BMSR) | PHY_READ(sc, MII_BMSR);
|
2002-04-28 18:47:29 +00:00
|
|
|
|
2001-05-11 19:56:39 +00:00
|
|
|
physup = PHY_READ(sc, NSGPHY_MII_PHYSUP);
|
2002-04-28 18:47:29 +00:00
|
|
|
|
2002-04-29 11:57:30 +00:00
|
|
|
if (physup & PHY_SUP_LINK)
|
2001-05-11 19:56:39 +00:00
|
|
|
mii->mii_media_status |= IFM_ACTIVE;
|
|
|
|
|
2002-04-28 18:47:29 +00:00
|
|
|
bmcr = PHY_READ(sc, MII_BMCR);
|
2002-04-29 11:57:30 +00:00
|
|
|
if (bmcr & BMCR_ISO) {
|
|
|
|
mii->mii_media_active |= IFM_NONE;
|
|
|
|
mii->mii_media_status = 0;
|
|
|
|
return;
|
|
|
|
}
|
2001-05-11 19:56:39 +00:00
|
|
|
|
2002-04-28 18:47:29 +00:00
|
|
|
if (bmcr & BMCR_LOOP)
|
2001-05-11 19:56:39 +00:00
|
|
|
mii->mii_media_active |= IFM_LOOP;
|
|
|
|
|
2002-04-28 18:47:29 +00:00
|
|
|
if (bmcr & BMCR_AUTOEN) {
|
|
|
|
/*
|
|
|
|
* The media status bits are only valid if autonegotiation
|
|
|
|
* has completed (or it's disabled).
|
|
|
|
*/
|
|
|
|
if ((bmsr & BMSR_ACOMP) == 0) {
|
2001-05-11 19:56:39 +00:00
|
|
|
/* Erg, still trying, I guess... */
|
|
|
|
mii->mii_media_active |= IFM_NONE;
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2009-06-13 23:27:04 +00:00
|
|
|
switch (physup & (PHY_SUP_SPEED1 | PHY_SUP_SPEED0)) {
|
2002-04-29 11:57:30 +00:00
|
|
|
case PHY_SUP_SPEED1:
|
|
|
|
mii->mii_media_active |= IFM_1000_T;
|
|
|
|
gtsr = PHY_READ(sc, MII_100T2SR);
|
|
|
|
if (gtsr & GTSR_MS_RES)
|
|
|
|
mii->mii_media_active |= IFM_ETH_MASTER;
|
|
|
|
break;
|
2001-05-11 19:56:39 +00:00
|
|
|
|
2002-04-29 11:57:30 +00:00
|
|
|
case PHY_SUP_SPEED0:
|
|
|
|
mii->mii_media_active |= IFM_100_TX;
|
|
|
|
break;
|
2001-05-11 19:56:39 +00:00
|
|
|
|
2002-04-29 11:57:30 +00:00
|
|
|
case 0:
|
|
|
|
mii->mii_media_active |= IFM_10_T;
|
|
|
|
break;
|
2001-05-11 19:56:39 +00:00
|
|
|
|
2002-04-29 11:57:30 +00:00
|
|
|
default:
|
|
|
|
mii->mii_media_active |= IFM_NONE;
|
|
|
|
mii->mii_media_status = 0;
|
2009-06-13 23:27:04 +00:00
|
|
|
return;
|
2001-05-11 19:56:39 +00:00
|
|
|
}
|
2009-06-13 23:27:04 +00:00
|
|
|
|
2002-04-29 11:57:30 +00:00
|
|
|
if (physup & PHY_SUP_DUPLEX)
|
2010-11-14 13:31:01 +00:00
|
|
|
mii->mii_media_active |=
|
|
|
|
IFM_FDX | mii_phy_flowstatus(sc);
|
2009-06-13 23:27:04 +00:00
|
|
|
else
|
|
|
|
mii->mii_media_active |= IFM_HDX;
|
2002-04-29 11:57:30 +00:00
|
|
|
} else
|
|
|
|
mii->mii_media_active = ife->ifm_media;
|
2001-05-11 19:56:39 +00:00
|
|
|
}
|