Enable SMP on Ingenic JZ4780.
It is required to proceed full cache flush before we can use wait instruction on multicore, so use nop instead for now. Submitted by: kan Sponsored by: DARPA, AFRL
This commit is contained in:
parent
715f6d462d
commit
0c2d317cd2
@ -53,7 +53,7 @@ options INVARIANT_SUPPORT #Extra sanity checks of internal structures, required
|
||||
#options WITNESS_SKIPSPIN #Don't run witness on spinlocks for speed
|
||||
|
||||
# Make an SMP-capable kernel by default
|
||||
# options SMP # Symmetric MultiProcessor Kernel
|
||||
options SMP # Symmetric MultiProcessor Kernel
|
||||
|
||||
device loop
|
||||
device ether
|
||||
|
@ -590,7 +590,11 @@ GLOBAL(MipsWaitStart) # this is 16 byte aligned
|
||||
mtc0 t1, MIPS_COP_0_STATUS
|
||||
bnez v0, MipsWaitEnd
|
||||
nop
|
||||
#if defined(CPU_XBURST) && defined(SMP)
|
||||
nop
|
||||
#else
|
||||
wait
|
||||
#endif
|
||||
GLOBAL(MipsWaitEnd) # MipsWaitStart + 16
|
||||
jr ra
|
||||
PTR_ADDU sp, sp, CALLFRAME_SIZ
|
||||
|
Loading…
Reference in New Issue
Block a user