Fix the value of ID_AA64ISAR1_DPB_SHIFT, the field is bits 3:0.

Sponsored by:	DARPA, AFRL
This commit is contained in:
Andrew Turner 2017-09-07 16:12:56 +00:00
parent 84ed53b2c0
commit 1a2e5c004d

View File

@ -240,7 +240,7 @@
/* ID_AA64ISAR1_EL1 */
#define ID_AA64ISAR1_MASK 0x0000000f
#define ID_AA64ISAR1_DPB_SHIFT 4
#define ID_AA64ISAR1_DPB_SHIFT 0
#define ID_AA64ISAR1_DPB_MASK (0xf << ID_AA64ISAR1_DPB_SHIFT)
#define ID_AA64ISAR1_DPB(x) ((x) & ID_AA64ISAR1_DPB_MASK)
#define ID_AA64ISAR1_DPB_NONE (0x0 << ID_AA64ISAR1_DPB_SHIFT)