Relax TX draining in ns8250_bus_transmit().
Since TX interrupt is generated when THRE is set, wait for TEMT set means wait for full character transmission time. At low speeds that may take awhile, burning CPU time while holding sc_hwmtx lock, also congested. This is partial revert of r317659. PR: 240121 MFC after: 2 weeks
This commit is contained in:
parent
eb1c42c1f0
commit
3a97344265
@ -1029,13 +1029,8 @@ ns8250_bus_transmit(struct uart_softc *sc)
|
||||
|
||||
bas = &sc->sc_bas;
|
||||
uart_lock(sc->sc_hwmtx);
|
||||
if (sc->sc_txdatasz > 1) {
|
||||
if ((uart_getreg(bas, REG_LSR) & LSR_TEMT) == 0)
|
||||
ns8250_drain(bas, UART_DRAIN_TRANSMITTER);
|
||||
} else {
|
||||
while ((uart_getreg(bas, REG_LSR) & LSR_THRE) == 0)
|
||||
DELAY(4);
|
||||
}
|
||||
for (i = 0; i < sc->sc_txdatasz; i++) {
|
||||
uart_setreg(bas, REG_DATA, sc->sc_txbuf[i]);
|
||||
uart_barrier(bas);
|
||||
|
Loading…
Reference in New Issue
Block a user