kan
462378368e
Use mips_dcache_wbinv_range instead of mips_dcache_wb_range on CPU_XBURST ...
Ingenic CPUs treat plain cache writeback as local-only operation and do
nothing if that is a remote CPU that holds the dirty cache line. They
do broadcast invalidate and write-and-invalidate to other cores though,
so take advantage of that and use wbinv in place of wb as this still gives
us required busdma semantics. Otherwise we'd have to do IPI to remote CPU
ourselves.
2016-12-29 20:11:50 +00:00
2016-12-18 09:32:23 +00:00
2016-12-29 14:08:24 +00:00
2016-12-18 11:15:31 +00:00
2016-12-28 23:02:01 +00:00
2016-12-29 18:08:04 +00:00
2016-12-27 23:31:32 +00:00
2016-12-27 20:22:17 +00:00
2016-12-29 07:10:25 +00:00
2016-12-26 02:51:03 +00:00
2016-11-21 11:18:00 +00:00
2016-12-14 00:18:12 +00:00
2016-12-29 14:08:24 +00:00
2016-12-28 16:16:36 +00:00
2016-12-21 01:39:11 +00:00
2016-11-19 15:03:49 +00:00
2016-12-23 15:14:56 +00:00
2016-12-29 16:35:49 +00:00
2016-11-25 17:20:23 +00:00
2016-12-29 20:11:50 +00:00
2016-12-29 07:10:25 +00:00
2016-12-20 15:45:53 +00:00
2016-12-27 06:10:28 +00:00
2016-12-02 10:47:10 +00:00
2016-12-29 19:57:46 +00:00
2016-12-26 11:06:41 +00:00
2016-11-26 23:15:11 +00:00
2016-12-10 03:31:38 +00:00
2016-09-30 08:23:06 +00:00
2016-10-20 09:22:10 +00:00
2016-12-09 18:54:12 +00:00
2016-12-28 03:40:54 +00:00
2016-11-21 12:00:31 +00:00
2016-11-22 00:41:24 +00:00
2016-12-10 16:20:39 +00:00
2016-12-27 20:22:17 +00:00
2016-11-23 17:53:07 +00:00
2016-12-28 18:32:13 +00:00
2016-12-22 16:09:44 +00:00
2016-12-22 16:09:44 +00:00
462378368e