Matt Macy 959826ca1b pmc(3)/hwpmc(4): update supported Intel processors to rely fully on the
vendor provided pmu-events tables and sundry cleanups.

The vendor pmu-events tables provide counter descriptions, default
sample rates, event, umask, and flag values for all the counter
configuration permutations. Using this gives us:

- much simpler kernel code for the MD component
- helpful long and short event descriptions
- simpler user code
- sample rates that won't overload the system

Update man page with newer sample types and remove unused sample type.
2018-05-26 19:29:19 +00:00
..
2017-10-31 00:07:04 +00:00
2018-01-24 14:24:17 +00:00
2018-05-25 20:40:23 +00:00
2017-12-27 21:36:37 +00:00
2018-03-29 19:43:29 +00:00
2018-04-27 13:59:24 +00:00
2018-03-21 14:37:04 +00:00
2018-05-18 06:10:16 +00:00
2018-05-20 05:59:42 +00:00
2018-05-23 17:01:28 +00:00
2018-05-01 16:30:48 +00:00
2018-05-23 17:02:12 +00:00
2018-05-23 01:20:31 +00:00
2018-03-18 03:42:57 +00:00
2018-04-04 14:31:56 +00:00