Roger Pau Monné d4ed36cde2 pci: fix write order when sizing BARs
According to the PCI Local Specification rev. 3.0 in case of a 64-bit
BAR both the low and the high parts of the register should be set to
~0 before attempting to read back the size.

So far I have found no single device that has problems with the
previous approach, but I think it's better to stay on the safe size.

This commit should not introduce any functional change.

MFC after:		3 weeks
Sponsored by:		Citrix Systems R&D
Reviewed by:		jhb
Differential revision:	https://reviews.freebsd.org/D11750
2017-08-01 10:47:44 +00:00
..
2017-07-01 05:35:29 +00:00
2017-07-28 22:23:29 +00:00
2017-04-14 02:24:02 +00:00
2017-04-14 08:27:42 +00:00
2017-01-28 02:22:15 +00:00
2017-01-16 03:03:47 +00:00
2016-08-09 19:32:06 +00:00
2016-10-25 16:28:30 +00:00
2017-04-06 17:08:59 +00:00
2017-02-23 15:30:21 +00:00
2017-07-01 05:35:29 +00:00
2017-04-27 16:14:32 +00:00
2016-11-17 14:43:13 +00:00
2017-01-28 02:22:15 +00:00
2017-02-28 23:42:47 +00:00
2017-05-06 06:08:44 +00:00
2017-04-14 02:33:26 +00:00
2017-02-06 11:37:20 +00:00
2017-06-13 18:53:56 +00:00
2017-02-28 23:42:47 +00:00
2017-06-08 21:30:34 +00:00
2017-04-14 08:11:50 +00:00
2017-01-28 02:22:15 +00:00
2017-07-28 03:18:18 +00:00
2017-07-01 05:35:29 +00:00
2017-06-21 18:20:17 +00:00
2017-06-30 22:06:24 +00:00
2017-01-23 21:09:27 +00:00
2017-04-14 07:27:23 +00:00
2017-02-28 23:42:47 +00:00
2016-09-22 22:51:11 +00:00
2017-01-28 02:22:15 +00:00
2017-08-01 10:47:44 +00:00
2016-10-17 10:20:38 +00:00
2017-07-18 06:15:05 +00:00
2017-02-28 23:42:47 +00:00
2017-05-23 09:29:05 +00:00
2017-04-06 22:21:49 +00:00
2017-07-01 05:35:29 +00:00
2017-07-27 02:53:18 +00:00
2017-07-01 05:35:29 +00:00
2017-07-01 05:35:29 +00:00