jhb d2bd463b11 The config space registers holding the upper 32-bits of the prefetchable ... memory area's base and limit are optional. The low 4-bits of the "low" prefetchable registers indicates whether or not a 32-bit or 64-bit region is supported. The PCI-PCI driver had been assuming that all bridges supported a 64-bit region (and thus the two upper 32-bit registers). Fix the driver to only use those registers if the low 4-bits of the "low" registers indicate that a 64-bit region is supported. The PCI-PCI bridge in the XBox happens to be a bridge that only supports a 32-bit region. Reported by: rink MFC after: 1 week		2008-08-20 18:29:59 +00:00
..
eisa_pci.c
fixup_pci.c	Workaround a hang on some nForce2 systems that can happen if the CPU goes	2006-05-24 14:08:31 +00:00
hostb_pci.c	Move the hostb driver out of the i386 and amd64 PCI code (where it was	2005-12-20 21:09:45 +00:00
ignore_pci.c
isa_pci.c	Don't save and restore the ELCR register across suspend and resume for	2005-09-29 15:00:09 +00:00
pci_if.m	Revamp the MSI/MSI-X code a bit to achieve two main goals:	2007-05-02 17:50:36 +00:00
pci_pci.c	The config space registers holding the upper 32-bits of the prefetchable	2008-08-20 18:29:59 +00:00
pci_private.h	Make the PCI code aware of PCI domains (aka PCI segments) so we can	2007-09-30 11:05:18 +00:00
pci_user.c	Don't cache the new-bus name of a PCI device in the PCI conf structure,	2008-01-15 21:40:46 +00:00
pci.c	Change -1 to 0xfffffffful since the interface returns uint32_t.	2008-08-09 03:54:12 +00:00
pcib_if.m	Revamp the MSI/MSI-X code a bit to achieve two main goals:	2007-05-02 17:50:36 +00:00
pcib_private.h	Add some sysctl reporting for most pci_pci bridges. We now report	2008-08-16 20:18:40 +00:00
pcireg.h	The config space registers holding the upper 32-bits of the prefetchable	2008-08-20 18:29:59 +00:00
pcivar.h	SATA device on some nForce based boards could get confused if MSI is not	2008-07-23 09:44:36 +00:00
vga_pci.c	Don't add an agp child in vgapci's attach routine if the PCIY_AGP	2006-02-01 15:45:29 +00:00