867a6c66ec
Increase the default RX/TX ring sizes to 1024/1024 to accommodate for NICs with higher throughput (25G, 40G etc) Signed-off-by: Kevin Laatz <kevin.laatz@intel.com> Acked-by: Bruce Richardson <bruce.richardson@intel.com> Acked-by: Adrien Mazarguil <adrien.mazarguil@6wind.com>
20 lines
399 B
C
20 lines
399 B
C
/* SPDX-License-Identifier: BSD-3-Clause
|
|
* Copyright(c) 2010-2014 Intel Corporation
|
|
*/
|
|
|
|
#ifndef _CONF_H_
|
|
#define _CONF_H_
|
|
|
|
#define RING_SIZE 1024
|
|
#define MAX_PKT_QUOTA 64
|
|
|
|
#define RX_DESC_PER_QUEUE 1024
|
|
#define TX_DESC_PER_QUEUE 1024
|
|
|
|
#define MBUF_DATA_SIZE RTE_MBUF_DEFAULT_BUF_SIZE
|
|
#define MBUF_PER_POOL 8192
|
|
|
|
#define QUOTA_WATERMARK_MEMZONE_NAME "qw_global_vars"
|
|
|
|
#endif /* _CONF_H_ */
|