Ciara Power
2b11056d1e
net/axgbe: check max SIMD bitwidth
...
When choosing a vector path to take, an extra condition must be
satisfied to ensure the max SIMD bitwidth allows for the CPU enabled
path.
Signed-off-by: Ciara Power <ciara.power@intel.com>
Acked-by: Amaranath Somalapuram <asomalap@amd.com>
2020-10-19 16:45:02 +02:00
..
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-19 16:45:02 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-19 16:45:02 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 22:26:41 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-09-08 00:09:50 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-10-16 23:27:15 +02:00
2020-06-30 00:02:54 +02:00