Ciara Power
2c5e0dd21f
net/mlx5: check max SIMD bitwidth
...
When choosing a vector path to take, an extra condition must be
satisfied to ensure the max SIMD bitwidth allows for the CPU enabled
path.
Signed-off-by: Ciara Power <ciara.power@intel.com>
Acked-by: Viacheslav Ovsiienko <viacheslavo@nvidia.com>
2020-10-19 16:45:02 +02:00
..
2020-10-16 23:27:15 +02:00
2020-09-18 18:55:08 +02:00
2020-09-30 19:19:09 +02:00
2020-10-09 13:17:42 +02:00
2020-10-09 13:17:42 +02:00
2020-09-30 19:19:09 +02:00
2020-10-16 19:48:18 +02:00
2020-09-18 18:55:06 +02:00
2020-09-18 18:55:08 +02:00
2020-10-16 19:48:18 +02:00
2020-10-16 19:48:18 +02:00
2020-09-18 18:55:06 +02:00
2020-07-21 15:46:30 +02:00
2020-07-21 15:46:30 +02:00
2020-09-18 18:55:11 +02:00
2020-07-21 15:46:30 +02:00
2020-10-09 13:17:42 +02:00
2020-09-23 13:40:26 +02:00
2020-09-23 13:40:26 +02:00
2020-09-23 13:40:26 +02:00
2020-10-19 16:45:02 +02:00
2020-09-23 13:40:26 +02:00
2020-10-09 13:17:42 +02:00
2020-10-09 13:17:42 +02:00
2020-07-21 15:44:36 +02:00
2020-10-16 22:26:41 +02:00
2020-10-09 13:17:42 +02:00
2020-10-09 13:17:42 +02:00
2020-09-18 18:55:06 +02:00
2020-09-18 18:55:06 +02:00
2020-10-09 13:17:42 +02:00
2020-10-16 22:26:41 +02:00
2020-10-16 22:26:41 +02:00
2020-08-12 11:32:16 +02:00
2020-02-05 09:51:20 +01:00