98c90628c8
FLR timeout register is not used in 5GNR FPGA. Signed-off-by: Hernan Vargas <hernan.vargas@intel.com> Reviewed-by: Nicolas Chautru <nicolas.chautru@intel.com> |
||
---|---|---|
.. | ||
test_vectors | ||
ldpc_dec_default.data | ||
ldpc_enc_default.data | ||
main.c | ||
main.h | ||
meson.build | ||
test_bbdev_perf.c | ||
test_bbdev_vector.c | ||
test_bbdev_vector.h | ||
test_bbdev.c | ||
test-bbdev.py | ||
turbo_dec_default.data | ||
turbo_enc_default.data |