Chao Zhu
85997d60b1
eal/ppc: cpu cycle operations for IBM Power
IBM Power architecture doesn't have TSC register to get CPU cycles. This patch implements the time base register read instead of TSC register of x86 on IBM Power architecture. Signed-off-by: Chao Zhu <chaozhu@linux.vnet.ibm.com> Acked-by: David Marchand <david.marchand@6wind.com>
Description
No description provided
Languages
C
99.1%
Meson
0.5%
Python
0.2%
Shell
0.1%