Chao Zhu
85997d60b1
eal/ppc: cpu cycle operations for IBM Power
...
IBM Power architecture doesn't have TSC register to get CPU cycles. This
patch implements the time base register read instead of TSC register of
x86 on IBM Power architecture.
Signed-off-by: Chao Zhu <chaozhu@linux.vnet.ibm.com>
Acked-by: David Marchand <david.marchand@6wind.com>
2014-11-26 21:50:09 +01:00
..
2014-11-14 17:23:50 +01:00
2014-06-27 02:31:24 +02:00
2014-11-24 13:17:49 +01:00
2014-11-13 12:26:10 +01:00
2014-11-26 21:50:09 +01:00
2014-11-25 12:14:57 +01:00
2014-07-22 19:42:23 +02:00
2014-10-30 00:51:10 +01:00
2014-06-27 02:31:24 +02:00
2014-11-10 10:28:46 +01:00
2014-06-17 19:01:59 +02:00
2014-07-22 19:42:23 +02:00
2014-06-27 02:31:24 +02:00
2014-11-26 19:35:56 +01:00
2014-10-10 17:49:09 +02:00
2014-06-11 00:29:34 +02:00
2014-11-26 19:35:56 +01:00
2014-06-27 02:31:24 +02:00
2014-11-24 16:39:49 +01:00
2014-11-25 12:14:48 +01:00
2014-11-26 19:35:56 +01:00
2014-11-25 00:06:39 +01:00
2014-11-26 19:35:56 +01:00
2014-10-09 20:02:35 +02:00
2014-07-22 16:43:04 +02:00
2014-11-12 00:10:23 +01:00
2014-11-14 17:32:27 +01:00
2014-11-24 13:17:49 +01:00
2014-09-29 16:34:58 +02:00
2014-11-26 17:27:04 +01:00
2014-07-22 19:42:18 +02:00
2014-09-17 11:27:51 +02:00
2014-11-24 13:17:49 +01:00
2014-08-28 17:04:01 +02:00
2014-11-12 00:10:23 +01:00
2014-11-24 16:39:49 +01:00