Alvin Zhang 9417098fdf net/igc: enable Rx queue interrupts
Setup NIC to generate MSI-X interrupts.
Set the IVAR register to map interrupt causes to vectors.
Implement interrupt enable/disable functions.

Signed-off-by: Alvin Zhang <alvinx.zhang@intel.com>
Reviewed-by: Ferruh Yigit <ferruh.yigit@intel.com>
2020-04-21 13:57:07 +02:00
..
2020-02-14 12:42:12 +01:00
2020-04-16 18:16:46 +02:00
2020-04-16 18:16:46 +02:00
2020-04-16 18:16:46 +02:00
2020-04-21 13:57:05 +02:00
2020-04-16 18:30:58 +02:00
2020-04-21 13:57:05 +02:00
2020-04-16 18:30:58 +02:00
2020-04-16 18:30:58 +02:00
2020-04-16 18:30:58 +02:00
2020-04-16 18:30:58 +02:00
2020-04-21 13:57:07 +02:00
2020-04-21 13:57:07 +02:00
2020-04-21 13:57:07 +02:00
2020-04-21 13:57:07 +02:00
2020-04-16 18:30:58 +02:00
2020-04-21 13:57:05 +02:00
2020-04-21 13:57:06 +02:00
2020-04-21 13:57:07 +02:00
2020-04-21 13:57:07 +02:00
2020-04-16 18:30:58 +02:00
2020-04-21 13:57:06 +02:00
2020-04-16 18:16:46 +02:00
2020-04-21 13:57:06 +02:00
2020-04-21 13:57:07 +02:00
2020-04-21 13:57:06 +02:00
2020-04-21 13:57:07 +02:00
2020-04-21 13:57:07 +02:00