Cristian Dumitrescu
99a0ba8f4c
pipeline: add SWX pipeline output port ...
Add output ports to the newly introduced SWX pipeline type. Each port
instantiates a port type that defines the port operations, e.g. ethdev
port, PCAP port, etc. The TX interface is single packet, with packet
batching internally for performance.
Signed-off-by: Cristian Dumitrescu <cristian.dumitrescu@intel.com>
2020-10-01 18:43:07 +02:00
2020-09-25 11:13:57 +02:00
2020-09-25 15:37:55 +02:00
2020-09-08 00:09:50 +02:00
2020-09-16 18:52:55 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-09-25 15:36:17 +02:00
2020-09-25 11:13:57 +02:00
2020-09-29 17:43:32 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-09-18 18:55:12 +02:00
2020-09-25 11:13:57 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-09-19 00:25:35 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-09-19 00:25:37 +02:00
2020-09-25 11:13:57 +02:00
2020-09-19 00:25:37 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-09-25 11:13:57 +02:00
2020-09-25 11:13:57 +02:00
2020-09-21 10:12:10 +02:00
2020-09-08 00:09:50 +02:00
2020-10-01 18:43:07 +02:00
2020-10-01 18:43:07 +02:00
2020-09-25 15:42:29 +02:00
2020-09-11 11:51:16 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:11:30 +02:00
2020-09-25 11:13:57 +02:00
2020-09-08 00:09:50 +02:00
2020-09-30 21:08:39 +02:00
2020-09-25 11:13:57 +02:00
2020-09-11 01:55:35 +02:00
2020-09-08 00:09:50 +02:00
2020-09-28 13:19:13 +02:00
2020-09-11 01:55:39 +02:00
99a0ba8f4c