a563359259
Add new command to set flow director's mask: - flow_director_mask Update arguments of commands: - flow_director_filter - flow_director_flex_mask - flow_director_flex_payload Following commands of flow director filter are removed: - add_signature_filter - upd_signature_filter - rm_signature_filter - add_perfect_filter - upd_perfect_filter - rm_perfect_filter - set_masks_filter - set_ipv6_masks_filter Signed-off-by: Jingjing Wu <jingjing.wu@intel.com> Acked-by: Helin Zhang <helin.zhang@intel.com>
576 lines
20 KiB
C
576 lines
20 KiB
C
/*-
|
|
* BSD LICENSE
|
|
*
|
|
* Copyright(c) 2010-2014 Intel Corporation. All rights reserved.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* * Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* * Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in
|
|
* the documentation and/or other materials provided with the
|
|
* distribution.
|
|
* * Neither the name of Intel Corporation nor the names of its
|
|
* contributors may be used to endorse or promote products derived
|
|
* from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef _TESTPMD_H_
|
|
#define _TESTPMD_H_
|
|
|
|
#define RTE_PORT_ALL (~(portid_t)0x0)
|
|
|
|
#define RTE_TEST_RX_DESC_MAX 2048
|
|
#define RTE_TEST_TX_DESC_MAX 2048
|
|
|
|
#define RTE_PORT_STOPPED (uint16_t)0
|
|
#define RTE_PORT_STARTED (uint16_t)1
|
|
#define RTE_PORT_CLOSED (uint16_t)2
|
|
#define RTE_PORT_HANDLING (uint16_t)3
|
|
|
|
/*
|
|
* Default size of the mbuf data buffer to receive standard 1518-byte
|
|
* Ethernet frames in a mono-segment memory buffer.
|
|
*/
|
|
#define DEFAULT_MBUF_DATA_SIZE 2048 /**< Default size of mbuf data buffer. */
|
|
|
|
/*
|
|
* The maximum number of segments per packet is used when creating
|
|
* scattered transmit packets composed of a list of mbufs.
|
|
*/
|
|
#define RTE_MAX_SEGS_PER_PKT 255 /**< nb_segs is a 8-bit unsigned char. */
|
|
|
|
#define MAX_PKT_BURST 512
|
|
#define DEF_PKT_BURST 32
|
|
|
|
#define DEF_MBUF_CACHE 250
|
|
|
|
#define RTE_CACHE_LINE_SIZE_ROUNDUP(size) \
|
|
(RTE_CACHE_LINE_SIZE * ((size + RTE_CACHE_LINE_SIZE - 1) / RTE_CACHE_LINE_SIZE))
|
|
|
|
#define NUMA_NO_CONFIG 0xFF
|
|
#define UMA_NO_CONFIG 0xFF
|
|
|
|
typedef uint8_t lcoreid_t;
|
|
typedef uint8_t portid_t;
|
|
typedef uint16_t queueid_t;
|
|
typedef uint16_t streamid_t;
|
|
|
|
#define MAX_QUEUE_ID ((1 << (sizeof(queueid_t) * 8)) - 1)
|
|
|
|
enum {
|
|
PORT_TOPOLOGY_PAIRED,
|
|
PORT_TOPOLOGY_CHAINED,
|
|
PORT_TOPOLOGY_LOOP,
|
|
};
|
|
|
|
#ifdef RTE_TEST_PMD_RECORD_BURST_STATS
|
|
/**
|
|
* The data structure associated with RX and TX packet burst statistics
|
|
* that are recorded for each forwarding stream.
|
|
*/
|
|
struct pkt_burst_stats {
|
|
unsigned int pkt_burst_spread[MAX_PKT_BURST];
|
|
};
|
|
#endif
|
|
|
|
/**
|
|
* The data structure associated with a forwarding stream between a receive
|
|
* port/queue and a transmit port/queue.
|
|
*/
|
|
struct fwd_stream {
|
|
/* "read-only" data */
|
|
portid_t rx_port; /**< port to poll for received packets */
|
|
queueid_t rx_queue; /**< RX queue to poll on "rx_port" */
|
|
portid_t tx_port; /**< forwarding port of received packets */
|
|
queueid_t tx_queue; /**< TX queue to send forwarded packets */
|
|
streamid_t peer_addr; /**< index of peer ethernet address of packets */
|
|
|
|
/* "read-write" results */
|
|
unsigned int rx_packets; /**< received packets */
|
|
unsigned int tx_packets; /**< received packets transmitted */
|
|
unsigned int fwd_dropped; /**< received packets not forwarded */
|
|
unsigned int rx_bad_ip_csum ; /**< received packets has bad ip checksum */
|
|
unsigned int rx_bad_l4_csum ; /**< received packets has bad l4 checksum */
|
|
#ifdef RTE_TEST_PMD_RECORD_CORE_CYCLES
|
|
uint64_t core_cycles; /**< used for RX and TX processing */
|
|
#endif
|
|
#ifdef RTE_TEST_PMD_RECORD_BURST_STATS
|
|
struct pkt_burst_stats rx_burst_stats;
|
|
struct pkt_burst_stats tx_burst_stats;
|
|
#endif
|
|
};
|
|
|
|
/** Offload IP checksum in csum forward engine */
|
|
#define TESTPMD_TX_OFFLOAD_IP_CKSUM 0x0001
|
|
/** Offload UDP checksum in csum forward engine */
|
|
#define TESTPMD_TX_OFFLOAD_UDP_CKSUM 0x0002
|
|
/** Offload TCP checksum in csum forward engine */
|
|
#define TESTPMD_TX_OFFLOAD_TCP_CKSUM 0x0004
|
|
/** Offload SCTP checksum in csum forward engine */
|
|
#define TESTPMD_TX_OFFLOAD_SCTP_CKSUM 0x0008
|
|
/** Offload outer IP checksum in csum forward engine for recognized tunnels */
|
|
#define TESTPMD_TX_OFFLOAD_OUTER_IP_CKSUM 0x0010
|
|
/** Parse tunnel in csum forward engine. If set, dissect tunnel headers
|
|
* of rx packets. If not set, treat inner headers as payload. */
|
|
#define TESTPMD_TX_OFFLOAD_PARSE_TUNNEL 0x0020
|
|
/** Insert VLAN header in forward engine */
|
|
#define TESTPMD_TX_OFFLOAD_INSERT_VLAN 0x0040
|
|
|
|
/**
|
|
* The data structure associated with each port.
|
|
*/
|
|
struct rte_port {
|
|
struct rte_eth_dev_info dev_info; /**< PCI info + driver name */
|
|
struct rte_eth_conf dev_conf; /**< Port configuration. */
|
|
struct ether_addr eth_addr; /**< Port ethernet address */
|
|
struct rte_eth_stats stats; /**< Last port statistics */
|
|
uint64_t tx_dropped; /**< If no descriptor in TX ring */
|
|
struct fwd_stream *rx_stream; /**< Port RX stream, if unique */
|
|
struct fwd_stream *tx_stream; /**< Port TX stream, if unique */
|
|
unsigned int socket_id; /**< For NUMA support */
|
|
uint16_t tx_ol_flags;/**< TX Offload Flags (TESTPMD_TX_OFFLOAD...). */
|
|
uint16_t tso_segsz; /**< MSS for segmentation offload. */
|
|
uint16_t tx_vlan_id; /**< Tag Id. in TX VLAN packets. */
|
|
void *fwd_ctx; /**< Forwarding mode context */
|
|
uint64_t rx_bad_ip_csum; /**< rx pkts with bad ip checksum */
|
|
uint64_t rx_bad_l4_csum; /**< rx pkts with bad l4 checksum */
|
|
uint8_t tx_queue_stats_mapping_enabled;
|
|
uint8_t rx_queue_stats_mapping_enabled;
|
|
volatile uint16_t port_status; /**< port started or not */
|
|
uint8_t need_reconfig; /**< need reconfiguring port or not */
|
|
uint8_t need_reconfig_queues; /**< need reconfiguring queues or not */
|
|
uint8_t rss_flag; /**< enable rss or not */
|
|
uint8_t dcb_flag; /**< enable dcb */
|
|
struct rte_eth_rxconf rx_conf; /**< rx configuration */
|
|
struct rte_eth_txconf tx_conf; /**< tx configuration */
|
|
};
|
|
|
|
/**
|
|
* The data structure associated with each forwarding logical core.
|
|
* The logical cores are internally numbered by a core index from 0 to
|
|
* the maximum number of logical cores - 1.
|
|
* The system CPU identifier of all logical cores are setup in a global
|
|
* CPU id. configuration table.
|
|
*/
|
|
struct fwd_lcore {
|
|
struct rte_mempool *mbp; /**< The mbuf pool to use by this core */
|
|
streamid_t stream_idx; /**< index of 1st stream in "fwd_streams" */
|
|
streamid_t stream_nb; /**< number of streams in "fwd_streams" */
|
|
lcoreid_t cpuid_idx; /**< index of logical core in CPU id table */
|
|
queueid_t tx_queue; /**< TX queue to send forwarded packets */
|
|
volatile char stopped; /**< stop forwarding when set */
|
|
};
|
|
|
|
/*
|
|
* Forwarding mode operations:
|
|
* - IO forwarding mode (default mode)
|
|
* Forwards packets unchanged.
|
|
*
|
|
* - MAC forwarding mode
|
|
* Set the source and the destination Ethernet addresses of packets
|
|
* before forwarding them.
|
|
*
|
|
* - IEEE1588 forwarding mode
|
|
* Check that received IEEE1588 Precise Time Protocol (PTP) packets are
|
|
* filtered and timestamped by the hardware.
|
|
* Forwards packets unchanged on the same port.
|
|
* Check that sent IEEE1588 PTP packets are timestamped by the hardware.
|
|
*/
|
|
typedef void (*port_fwd_begin_t)(portid_t pi);
|
|
typedef void (*port_fwd_end_t)(portid_t pi);
|
|
typedef void (*packet_fwd_t)(struct fwd_stream *fs);
|
|
|
|
struct fwd_engine {
|
|
const char *fwd_mode_name; /**< Forwarding mode name. */
|
|
port_fwd_begin_t port_fwd_begin; /**< NULL if nothing special to do. */
|
|
port_fwd_end_t port_fwd_end; /**< NULL if nothing special to do. */
|
|
packet_fwd_t packet_fwd; /**< Mandatory. */
|
|
};
|
|
|
|
extern struct fwd_engine io_fwd_engine;
|
|
extern struct fwd_engine mac_fwd_engine;
|
|
extern struct fwd_engine mac_retry_fwd_engine;
|
|
extern struct fwd_engine mac_swap_engine;
|
|
extern struct fwd_engine flow_gen_engine;
|
|
extern struct fwd_engine rx_only_engine;
|
|
extern struct fwd_engine tx_only_engine;
|
|
extern struct fwd_engine csum_fwd_engine;
|
|
extern struct fwd_engine icmp_echo_engine;
|
|
#ifdef RTE_LIBRTE_IEEE1588
|
|
extern struct fwd_engine ieee1588_fwd_engine;
|
|
#endif
|
|
|
|
extern struct fwd_engine * fwd_engines[]; /**< NULL terminated array. */
|
|
|
|
/**
|
|
* Forwarding Configuration
|
|
*
|
|
*/
|
|
struct fwd_config {
|
|
struct fwd_engine *fwd_eng; /**< Packet forwarding mode. */
|
|
streamid_t nb_fwd_streams; /**< Nb. of forward streams to process. */
|
|
lcoreid_t nb_fwd_lcores; /**< Nb. of logical cores to launch. */
|
|
portid_t nb_fwd_ports; /**< Nb. of ports involved. */
|
|
};
|
|
|
|
/**
|
|
* DCB mode enable
|
|
*/
|
|
enum dcb_mode_enable
|
|
{
|
|
DCB_VT_ENABLED,
|
|
DCB_ENABLED
|
|
};
|
|
|
|
/*
|
|
* DCB general config info
|
|
*/
|
|
struct dcb_config {
|
|
enum dcb_mode_enable dcb_mode;
|
|
uint8_t vt_en;
|
|
enum rte_eth_nb_tcs num_tcs;
|
|
uint8_t pfc_en;
|
|
};
|
|
|
|
/*
|
|
* In DCB io FWD mode, 128 RX queue to 128 TX queue mapping
|
|
*/
|
|
enum dcb_queue_mapping_mode {
|
|
DCB_VT_Q_MAPPING = 0,
|
|
DCB_4_TCS_Q_MAPPING,
|
|
DCB_8_TCS_Q_MAPPING
|
|
};
|
|
|
|
#define MAX_TX_QUEUE_STATS_MAPPINGS 1024 /* MAX_PORT of 32 @ 32 tx_queues/port */
|
|
#define MAX_RX_QUEUE_STATS_MAPPINGS 4096 /* MAX_PORT of 32 @ 128 rx_queues/port */
|
|
|
|
struct queue_stats_mappings {
|
|
uint8_t port_id;
|
|
uint16_t queue_id;
|
|
uint8_t stats_counter_id;
|
|
} __rte_cache_aligned;
|
|
|
|
extern struct queue_stats_mappings tx_queue_stats_mappings_array[];
|
|
extern struct queue_stats_mappings rx_queue_stats_mappings_array[];
|
|
|
|
/* Assign both tx and rx queue stats mappings to the same default values */
|
|
extern struct queue_stats_mappings *tx_queue_stats_mappings;
|
|
extern struct queue_stats_mappings *rx_queue_stats_mappings;
|
|
|
|
extern uint16_t nb_tx_queue_stats_mappings;
|
|
extern uint16_t nb_rx_queue_stats_mappings;
|
|
|
|
/* globals used for configuration */
|
|
extern uint16_t verbose_level; /**< Drives messages being displayed, if any. */
|
|
extern uint8_t interactive;
|
|
extern uint8_t auto_start;
|
|
extern uint8_t numa_support; /**< set by "--numa" parameter */
|
|
extern uint16_t port_topology; /**< set by "--port-topology" parameter */
|
|
extern uint8_t no_flush_rx; /**<set by "--no-flush-rx" parameter */
|
|
extern uint8_t mp_anon; /**< set by "--mp-anon" parameter */
|
|
extern uint8_t no_link_check; /**<set by "--disable-link-check" parameter */
|
|
extern volatile int test_done; /* stop packet forwarding when set to 1. */
|
|
|
|
#ifdef RTE_NIC_BYPASS
|
|
extern uint32_t bypass_timeout; /**< Store the NIC bypass watchdog timeout */
|
|
#endif
|
|
|
|
#define MAX_SOCKET 2 /*MAX SOCKET:currently, it is 2 */
|
|
|
|
/*
|
|
* Store specified sockets on which memory pool to be used by ports
|
|
* is allocated.
|
|
*/
|
|
uint8_t port_numa[RTE_MAX_ETHPORTS];
|
|
|
|
/*
|
|
* Store specified sockets on which RX ring to be used by ports
|
|
* is allocated.
|
|
*/
|
|
uint8_t rxring_numa[RTE_MAX_ETHPORTS];
|
|
|
|
/*
|
|
* Store specified sockets on which TX ring to be used by ports
|
|
* is allocated.
|
|
*/
|
|
uint8_t txring_numa[RTE_MAX_ETHPORTS];
|
|
|
|
extern uint8_t socket_num;
|
|
|
|
/*
|
|
* Configuration of logical cores:
|
|
* nb_fwd_lcores <= nb_cfg_lcores <= nb_lcores
|
|
*/
|
|
extern lcoreid_t nb_lcores; /**< Number of logical cores probed at init time. */
|
|
extern lcoreid_t nb_cfg_lcores; /**< Number of configured logical cores. */
|
|
extern lcoreid_t nb_fwd_lcores; /**< Number of forwarding logical cores. */
|
|
extern unsigned int fwd_lcores_cpuids[RTE_MAX_LCORE];
|
|
|
|
/*
|
|
* Configuration of Ethernet ports:
|
|
* nb_fwd_ports <= nb_cfg_ports <= nb_ports
|
|
*/
|
|
extern portid_t nb_ports; /**< Number of ethernet ports probed at init time. */
|
|
extern portid_t nb_cfg_ports; /**< Number of configured ports. */
|
|
extern portid_t nb_fwd_ports; /**< Number of forwarding ports. */
|
|
extern portid_t fwd_ports_ids[RTE_MAX_ETHPORTS];
|
|
extern struct rte_port *ports;
|
|
|
|
extern struct rte_eth_rxmode rx_mode;
|
|
extern uint64_t rss_hf;
|
|
|
|
extern queueid_t nb_rxq;
|
|
extern queueid_t nb_txq;
|
|
|
|
extern uint16_t nb_rxd;
|
|
extern uint16_t nb_txd;
|
|
|
|
extern int16_t rx_free_thresh;
|
|
extern int8_t rx_drop_en;
|
|
extern int16_t tx_free_thresh;
|
|
extern int16_t tx_rs_thresh;
|
|
extern int32_t txq_flags;
|
|
|
|
extern uint8_t dcb_config;
|
|
extern uint8_t dcb_test;
|
|
extern enum dcb_queue_mapping_mode dcb_q_mapping;
|
|
|
|
extern uint16_t mbuf_data_size; /**< Mbuf data space size. */
|
|
extern uint32_t param_total_num_mbufs;
|
|
|
|
extern struct rte_fdir_conf fdir_conf;
|
|
|
|
/*
|
|
* Configuration of packet segments used by the "txonly" processing engine.
|
|
*/
|
|
#define TXONLY_DEF_PACKET_LEN 64
|
|
extern uint16_t tx_pkt_length; /**< Length of TXONLY packet */
|
|
extern uint16_t tx_pkt_seg_lengths[RTE_MAX_SEGS_PER_PKT]; /**< Seg. lengths */
|
|
extern uint8_t tx_pkt_nb_segs; /**< Number of segments in TX packets */
|
|
|
|
extern uint16_t nb_pkt_per_burst;
|
|
extern uint16_t mb_mempool_cache;
|
|
extern int8_t rx_pthresh;
|
|
extern int8_t rx_hthresh;
|
|
extern int8_t rx_wthresh;
|
|
extern int8_t tx_pthresh;
|
|
extern int8_t tx_hthresh;
|
|
extern int8_t tx_wthresh;
|
|
|
|
extern struct fwd_config cur_fwd_config;
|
|
extern struct fwd_engine *cur_fwd_eng;
|
|
extern struct fwd_lcore **fwd_lcores;
|
|
extern struct fwd_stream **fwd_streams;
|
|
|
|
extern portid_t nb_peer_eth_addrs; /**< Number of peer ethernet addresses. */
|
|
extern struct ether_addr peer_eth_addrs[RTE_MAX_ETHPORTS];
|
|
|
|
extern uint32_t burst_tx_delay_time; /**< Burst tx delay time(us) for mac-retry. */
|
|
extern uint32_t burst_tx_retry_num; /**< Burst tx retry number for mac-retry. */
|
|
|
|
static inline unsigned int
|
|
lcore_num(void)
|
|
{
|
|
unsigned int i;
|
|
|
|
for (i = 0; i < RTE_MAX_LCORE; ++i)
|
|
if (fwd_lcores_cpuids[i] == rte_lcore_id())
|
|
return i;
|
|
|
|
rte_panic("lcore_id of current thread not found in fwd_lcores_cpuids\n");
|
|
}
|
|
|
|
static inline struct fwd_lcore *
|
|
current_fwd_lcore(void)
|
|
{
|
|
return fwd_lcores[lcore_num()];
|
|
}
|
|
|
|
/* Mbuf Pools */
|
|
static inline void
|
|
mbuf_poolname_build(unsigned int sock_id, char* mp_name, int name_size)
|
|
{
|
|
snprintf(mp_name, name_size, "mbuf_pool_socket_%u", sock_id);
|
|
}
|
|
|
|
static inline struct rte_mempool *
|
|
mbuf_pool_find(unsigned int sock_id)
|
|
{
|
|
char pool_name[RTE_MEMPOOL_NAMESIZE];
|
|
|
|
mbuf_poolname_build(sock_id, pool_name, sizeof(pool_name));
|
|
return (rte_mempool_lookup((const char *)pool_name));
|
|
}
|
|
|
|
/**
|
|
* Read/Write operations on a PCI register of a port.
|
|
*/
|
|
static inline uint32_t
|
|
port_pci_reg_read(struct rte_port *port, uint32_t reg_off)
|
|
{
|
|
void *reg_addr;
|
|
uint32_t reg_v;
|
|
|
|
reg_addr = (void *)
|
|
((char *)port->dev_info.pci_dev->mem_resource[0].addr +
|
|
reg_off);
|
|
reg_v = *((volatile uint32_t *)reg_addr);
|
|
return rte_le_to_cpu_32(reg_v);
|
|
}
|
|
|
|
#define port_id_pci_reg_read(pt_id, reg_off) \
|
|
port_pci_reg_read(&ports[(pt_id)], (reg_off))
|
|
|
|
static inline void
|
|
port_pci_reg_write(struct rte_port *port, uint32_t reg_off, uint32_t reg_v)
|
|
{
|
|
void *reg_addr;
|
|
|
|
reg_addr = (void *)
|
|
((char *)port->dev_info.pci_dev->mem_resource[0].addr +
|
|
reg_off);
|
|
*((volatile uint32_t *)reg_addr) = rte_cpu_to_le_32(reg_v);
|
|
}
|
|
|
|
#define port_id_pci_reg_write(pt_id, reg_off, reg_value) \
|
|
port_pci_reg_write(&ports[(pt_id)], (reg_off), (reg_value))
|
|
|
|
/* Prototypes */
|
|
unsigned int parse_item_list(char* str, const char* item_name,
|
|
unsigned int max_items,
|
|
unsigned int *parsed_items, int check_unique_values);
|
|
void launch_args_parse(int argc, char** argv);
|
|
void prompt(void);
|
|
void nic_stats_display(portid_t port_id);
|
|
void nic_stats_clear(portid_t port_id);
|
|
void nic_xstats_display(portid_t port_id);
|
|
void nic_xstats_clear(portid_t port_id);
|
|
void nic_stats_mapping_display(portid_t port_id);
|
|
void port_infos_display(portid_t port_id);
|
|
void fwd_lcores_config_display(void);
|
|
void fwd_config_display(void);
|
|
void rxtx_config_display(void);
|
|
void fwd_config_setup(void);
|
|
void set_def_fwd_config(void);
|
|
void reconfig(portid_t new_port_id, unsigned socket_id);
|
|
int init_fwd_streams(void);
|
|
|
|
void port_mtu_set(portid_t port_id, uint16_t mtu);
|
|
void port_reg_bit_display(portid_t port_id, uint32_t reg_off, uint8_t bit_pos);
|
|
void port_reg_bit_set(portid_t port_id, uint32_t reg_off, uint8_t bit_pos,
|
|
uint8_t bit_v);
|
|
void port_reg_bit_field_display(portid_t port_id, uint32_t reg_off,
|
|
uint8_t bit1_pos, uint8_t bit2_pos);
|
|
void port_reg_bit_field_set(portid_t port_id, uint32_t reg_off,
|
|
uint8_t bit1_pos, uint8_t bit2_pos, uint32_t value);
|
|
void port_reg_display(portid_t port_id, uint32_t reg_off);
|
|
void port_reg_set(portid_t port_id, uint32_t reg_off, uint32_t value);
|
|
|
|
void rx_ring_desc_display(portid_t port_id, queueid_t rxq_id, uint16_t rxd_id);
|
|
void tx_ring_desc_display(portid_t port_id, queueid_t txq_id, uint16_t txd_id);
|
|
|
|
int set_fwd_lcores_list(unsigned int *lcorelist, unsigned int nb_lc);
|
|
int set_fwd_lcores_mask(uint64_t lcoremask);
|
|
void set_fwd_lcores_number(uint16_t nb_lc);
|
|
|
|
void set_fwd_ports_list(unsigned int *portlist, unsigned int nb_pt);
|
|
void set_fwd_ports_mask(uint64_t portmask);
|
|
void set_fwd_ports_number(uint16_t nb_pt);
|
|
|
|
void rx_vlan_strip_set(portid_t port_id, int on);
|
|
void rx_vlan_strip_set_on_queue(portid_t port_id, uint16_t queue_id, int on);
|
|
|
|
void rx_vlan_filter_set(portid_t port_id, int on);
|
|
void rx_vlan_all_filter_set(portid_t port_id, int on);
|
|
void rx_vft_set(portid_t port_id, uint16_t vlan_id, int on);
|
|
void vlan_extend_set(portid_t port_id, int on);
|
|
void vlan_tpid_set(portid_t port_id, uint16_t tp_id);
|
|
void tx_vlan_set(portid_t port_id, uint16_t vlan_id);
|
|
void tx_vlan_reset(portid_t port_id);
|
|
void tx_vlan_pvid_set(portid_t port_id, uint16_t vlan_id, int on);
|
|
|
|
void set_qmap(portid_t port_id, uint8_t is_rx, uint16_t queue_id, uint8_t map_value);
|
|
|
|
void set_verbose_level(uint16_t vb_level);
|
|
void set_tx_pkt_segments(unsigned *seg_lengths, unsigned nb_segs);
|
|
void set_nb_pkt_per_burst(uint16_t pkt_burst);
|
|
char *list_pkt_forwarding_modes(void);
|
|
void set_pkt_forwarding_mode(const char *fwd_mode);
|
|
void start_packet_forwarding(int with_tx_first);
|
|
void stop_packet_forwarding(void);
|
|
void dev_set_link_up(portid_t pid);
|
|
void dev_set_link_down(portid_t pid);
|
|
void init_port_config(void);
|
|
int init_port_dcb_config(portid_t pid,struct dcb_config *dcb_conf);
|
|
int start_port(portid_t pid);
|
|
void stop_port(portid_t pid);
|
|
void close_port(portid_t pid);
|
|
int all_ports_stopped(void);
|
|
int port_is_started(portid_t port_id);
|
|
void pmd_test_exit(void);
|
|
void fdir_get_infos(portid_t port_id);
|
|
void fdir_set_flex_mask(portid_t port_id,
|
|
struct rte_eth_fdir_flex_mask *cfg);
|
|
void fdir_set_flex_payload(portid_t port_id,
|
|
struct rte_eth_flex_payload_cfg *cfg);
|
|
void port_rss_reta_info(portid_t port_id,
|
|
struct rte_eth_rss_reta_entry64 *reta_conf,
|
|
uint16_t nb_entries);
|
|
|
|
void set_vf_traffic(portid_t port_id, uint8_t is_rx, uint16_t vf, uint8_t on);
|
|
void set_vf_rx_vlan(portid_t port_id, uint16_t vlan_id,
|
|
uint64_t vf_mask, uint8_t on);
|
|
|
|
int set_queue_rate_limit(portid_t port_id, uint16_t queue_idx, uint16_t rate);
|
|
int set_vf_rate_limit(portid_t port_id, uint16_t vf, uint16_t rate,
|
|
uint64_t q_msk);
|
|
|
|
void port_rss_hash_conf_show(portid_t port_id, int show_rss_key);
|
|
void port_rss_hash_key_update(portid_t port_id, uint8_t *hash_key);
|
|
void get_syn_filter(uint8_t port_id);
|
|
void get_ethertype_filter(uint8_t port_id, uint16_t index);
|
|
void get_2tuple_filter(uint8_t port_id, uint16_t index);
|
|
void get_5tuple_filter(uint8_t port_id, uint16_t index);
|
|
void get_flex_filter(uint8_t port_id, uint16_t index);
|
|
int port_id_is_invalid(portid_t port_id);
|
|
int rx_queue_id_is_invalid(queueid_t rxq_id);
|
|
int tx_queue_id_is_invalid(queueid_t txq_id);
|
|
|
|
/*
|
|
* Work-around of a compilation error with ICC on invocations of the
|
|
* rte_be_to_cpu_16() function.
|
|
*/
|
|
#ifdef __GCC__
|
|
#define RTE_BE_TO_CPU_16(be_16_v) rte_be_to_cpu_16((be_16_v))
|
|
#define RTE_CPU_TO_BE_16(cpu_16_v) rte_cpu_to_be_16((cpu_16_v))
|
|
#else
|
|
#if RTE_BYTE_ORDER == RTE_BIG_ENDIAN
|
|
#define RTE_BE_TO_CPU_16(be_16_v) (be_16_v)
|
|
#define RTE_CPU_TO_BE_16(cpu_16_v) (cpu_16_v)
|
|
#else
|
|
#define RTE_BE_TO_CPU_16(be_16_v) \
|
|
(uint16_t) ((((be_16_v) & 0xFF) << 8) | ((be_16_v) >> 8))
|
|
#define RTE_CPU_TO_BE_16(cpu_16_v) \
|
|
(uint16_t) ((((cpu_16_v) & 0xFF) << 8) | ((cpu_16_v) >> 8))
|
|
#endif
|
|
#endif /* __GCC__ */
|
|
|
|
#endif /* _TESTPMD_H_ */
|