Thomas Moestl a935ed4fae When sending cache flushing IPIs, don't try to IPI the triggering CPU
itself; this causes undefined behaviour on UltraSPARCs. In particular,
the interrupt packet data words will not necessarily be delivered
correctly, which would result in a crash.
This bug also caused the cache-flushing work to be done twice on the
triggering CPU (when it did not cause crashes).

Reviewed by:	jake
2002-07-12 16:26:49 +00:00
..
2002-07-10 12:13:16 +00:00
2002-06-19 20:44:48 +00:00
2002-05-16 21:28:32 +00:00
2002-05-24 07:26:17 +00:00
2002-06-29 17:26:22 +00:00
2002-07-11 03:27:30 +00:00
2002-06-30 03:01:44 +00:00
2002-03-20 10:12:07 +00:00
2002-06-29 17:26:22 +00:00