Adrian Chadd 05e486c71e Sign-extend the 48-bit AMD PMC counter before treating it to a 64-bit
2's compliment.

The 2's compliment transform is done so a "count down" sampling interval
can be converted into a "count up" PMC value. a 2's complimented 'count down'
value is written to the PMC counter; then the read-back counter is reverted
via another 2's compliment.

PR: kern/121660
Reviewed by: jkoshy
Approved by: jkoshy
MFC after: 1 week
2008-03-18 08:39:11 +00:00
..
2007-08-04 17:43:11 +00:00
2008-01-18 16:34:18 +00:00
2008-02-22 00:46:22 +00:00
2008-01-29 02:15:11 +00:00
2007-10-12 06:03:46 +00:00
2007-10-12 06:03:46 +00:00
2008-02-27 10:14:57 +00:00
2007-03-21 03:42:51 +00:00
2008-01-07 09:46:39 +00:00
2008-03-01 08:23:35 +00:00
2008-02-28 18:31:54 +00:00
2007-10-12 06:03:46 +00:00
2007-07-05 06:51:49 +00:00
2007-06-08 01:54:22 +00:00
2008-01-21 09:51:28 +00:00
2008-02-19 20:54:42 +00:00
2008-02-12 08:58:26 +00:00
2007-03-21 03:42:51 +00:00
2007-12-05 19:32:59 +00:00