adrian 491bca3ef4 Change the RX EDMA path to first complete the FIFO, then re-populate it
with fresh descriptors, before handling the frames.

Wrap it all in the RX locks.

Since the FIFO is very shallow (16 for HP, 128 for LP) it needs to be
drained and replenished very quickly.  Ideally, I'll eventually move this
RX FIFO drain/fill into the interrupt handler, only deferring the actual
frame completion.
2012-07-14 02:52:48 +00:00
..
2012-06-06 09:07:50 +00:00
2012-03-12 20:31:58 +00:00
2012-06-10 11:17:14 +00:00
2012-04-04 21:09:02 +00:00
2012-06-07 03:22:20 +00:00
2011-12-17 10:23:17 +00:00
2012-03-27 15:13:12 +00:00
2012-05-23 06:49:50 +00:00
2012-01-10 20:52:02 +00:00
2012-01-15 13:23:18 +00:00
MFC
2011-05-16 16:34:03 +00:00
2012-01-31 13:00:40 +00:00
2012-01-15 13:23:43 +00:00
2012-04-13 18:21:56 +00:00
2012-07-05 20:51:44 +00:00
2011-10-18 08:09:44 +00:00
2011-12-17 10:23:17 +00:00
2012-05-25 15:05:17 +00:00
2011-05-15 13:17:08 +00:00
2012-01-11 15:00:16 +00:00
2012-02-27 08:57:02 +00:00
2012-01-15 13:23:18 +00:00
2012-05-11 03:17:32 +00:00
2012-06-10 11:17:14 +00:00
2012-06-28 07:28:39 +00:00
2011-12-15 05:07:16 +00:00
2012-07-11 02:57:32 +00:00
2012-02-11 08:12:52 +00:00
2012-07-11 02:57:19 +00:00
2011-10-18 08:09:44 +00:00
2011-11-23 05:34:01 +00:00
2012-06-01 04:23:20 +00:00