Vladimir Medvedkin
2cf67788ae
examples/ipsec-secgw: add SAD cache
...
Introduce SAD cache.
Stores the most recent SA in a per lcore cache.
Cache represents flat array containing SA's indexed by SPI.
Signed-off-by: Vladimir Medvedkin <vladimir.medvedkin@intel.com>
Acked-by: Konstantin Ananyev <konstantin.ananyev@intel.com>
Acked-by: Akhil Goyal <akhil.goyal@nxp.com>
Acked-by: Anoob Joseph <anoobj@marvell.com>
2020-02-05 15:20:51 +01:00
..
2018-08-05 21:42:40 +02:00
2019-05-03 00:37:13 +02:00
2019-03-12 23:05:06 +01:00
2018-11-19 01:33:46 +01:00
2019-05-03 22:15:52 +02:00
2019-11-15 11:36:27 +01:00
2019-05-03 00:37:13 +02:00
2019-03-12 23:05:06 +01:00
2019-10-07 15:00:54 +02:00
2019-11-26 00:12:08 +01:00
2019-03-12 23:05:06 +01:00
2019-11-11 14:23:02 +01:00
2019-11-04 18:09:36 +01:00
2019-10-27 18:06:52 +01:00
2019-06-03 16:54:54 +02:00
2019-11-26 16:13:14 +01:00
2019-06-03 16:54:54 +02:00
2020-02-05 15:20:51 +01:00
2019-06-03 16:54:54 +02:00
2019-03-12 23:05:06 +01:00
2019-07-15 19:16:48 +02:00
2019-03-12 23:05:06 +01:00
2019-10-23 16:57:06 +02:00
2019-11-26 07:49:30 +01:00
2019-05-24 13:34:45 +02:00
2019-07-01 21:48:35 +02:00
2018-02-06 23:27:08 +01:00
2019-06-28 11:50:24 +02:00
2020-01-28 10:05:25 +01:00
2019-10-07 15:00:54 +02:00
2018-08-05 21:42:40 +02:00
2019-11-15 11:36:27 +01:00
2019-07-08 16:33:06 +02:00
2019-11-15 11:36:27 +01:00
2019-05-24 13:34:45 +02:00
2019-05-03 00:37:13 +02:00
2019-11-26 16:13:14 +01:00
2019-10-07 15:00:54 +02:00
2019-05-24 13:34:46 +02:00
2019-03-12 23:05:06 +01:00
2019-10-07 15:00:54 +02:00
2019-03-12 23:05:06 +01:00
2019-05-03 00:37:13 +02:00
2019-03-12 23:05:06 +01:00
2018-10-11 18:53:49 +02:00
2019-11-11 14:23:02 +01:00
2018-11-20 14:59:01 +01:00
2019-05-03 00:37:13 +02:00
2019-11-26 17:44:09 +01:00
2019-05-24 13:34:45 +02:00