dc496974cd
Clarify Intel copyright and update the date to 2020. Fixes:f3202a097f("net/ice/base: add ACL module") Fixes:a90fae1d07("net/ice/base: add admin queue structures and commands") Fixes:2d2bdc0267("net/ice/base: add various headers") Fixes:c9e37832c9("net/ice/base: rework on bit ops") Fixes:453d087cca("net/ice/base: add common functions") Fixes:6c1f26be50("net/ice/base: add control queue information") Fixes:1082f78654("net/ice/base: support DCB") Fixes:6aa406714a("net/ice/base: add device IDs for Intel E800 Series NICs") Fixes:bd984f155f("net/ice/base: support FDIR") Fixes:51d04e4933("net/ice/base: add flexible pipeline module") Fixes:2d2bdc0267("net/ice/base: add various headers") Fixes:aa1cd410fa("net/ice/base: add flow module") Fixes:51c7f09f3f("net/ice/base: add registers for Intel E800 Series NIC") Fixes:64e9587d56("net/ice/base: add structures for Rx/Tx queues") Fixes:557fa75bcf("net/ice/base: add code to work with the NVM") Fixes:b06499a433("net/ice/base: update Boot Configuration Section read of NVM") Fixes:04b8ec1ea8("net/ice/base: add protocol structures and defines") Fixes:2a27e0a16d("net/ice/base: add sideband queue info") Fixes:93e84b1bfc("net/ice/base: add basic Tx scheduler") Fixes:c7dd159311("net/ice/base: add virtual switch code") Fixes:a240ff5050("net/ice/base: add basic structures") Cc: stable@dpdk.org Signed-off-by: Xiaoyun Li <xiaoyun.li@intel.com> Reviewed-by: Ferruh Yigit <ferruh.yigit@intel.com>
94 lines
1.5 KiB
C
94 lines
1.5 KiB
C
/* SPDX-License-Identifier: BSD-3-Clause
|
|
* Copyright(c) 2001-2020 Intel Corporation
|
|
*/
|
|
|
|
#ifndef _ICE_SBQ_CMD_H_
|
|
#define _ICE_SBQ_CMD_H_
|
|
|
|
/* This header file defines the Sideband Queue commands, error codes and
|
|
* descriptor format. It is shared between Firmware and Software.
|
|
*/
|
|
|
|
/* Sideband Queue command structure and opcodes */
|
|
enum ice_sbq_opc {
|
|
/* Sideband Queue commands */
|
|
ice_sbq_opc_neigh_dev_req = 0x0C00,
|
|
ice_sbq_opc_neigh_dev_ev = 0x0C01
|
|
};
|
|
|
|
/* Sideband Queue descriptor. Indirect command
|
|
* and non posted
|
|
*/
|
|
struct ice_sbq_cmd_desc {
|
|
__le16 flags;
|
|
__le16 opcode;
|
|
__le16 datalen;
|
|
__le16 cmd_retval;
|
|
|
|
/* Opaque message data */
|
|
__le32 cookie_high;
|
|
__le32 cookie_low;
|
|
|
|
union {
|
|
__le16 cmd_len;
|
|
__le16 cmpl_len;
|
|
} param0;
|
|
|
|
u8 reserved[6];
|
|
__le32 addr_high;
|
|
__le32 addr_low;
|
|
};
|
|
|
|
struct ice_sbq_evt_desc {
|
|
__le16 flags;
|
|
__le16 opcode;
|
|
__le16 datalen;
|
|
__le16 cmd_retval;
|
|
u8 data[24];
|
|
};
|
|
|
|
enum ice_sbq_msg_dev {
|
|
rmn_0 = 0x02,
|
|
rmn_1 = 0x03,
|
|
rmn_2 = 0x04,
|
|
cgu = 0x06
|
|
};
|
|
|
|
enum ice_sbq_msg_opcode {
|
|
ice_sbq_msg_rd = 0x00,
|
|
ice_sbq_msg_wr = 0x01
|
|
};
|
|
|
|
#define ICE_SBQ_MSG_FLAGS 0x40
|
|
#define ICE_SBQ_MSG_SBE_FBE 0x0F
|
|
|
|
struct ice_sbq_msg_req {
|
|
u8 dest_dev;
|
|
u8 src_dev;
|
|
u8 opcode;
|
|
u8 flags;
|
|
u8 sbe_fbe;
|
|
u8 func_id;
|
|
__le16 msg_addr_low;
|
|
__le32 msg_addr_high;
|
|
__le32 data;
|
|
};
|
|
|
|
struct ice_sbq_msg_cmpl {
|
|
u8 dest_dev;
|
|
u8 src_dev;
|
|
u8 opcode;
|
|
u8 flags;
|
|
__le32 data;
|
|
};
|
|
|
|
/* Internal struct */
|
|
struct ice_sbq_msg_input {
|
|
u8 dest_dev;
|
|
u8 opcode;
|
|
u16 msg_addr_low;
|
|
u32 msg_addr_high;
|
|
u32 data;
|
|
};
|
|
#endif /* _ICE_SBQ_CMD_H_ */
|