Konstantin Ananyev
b64c2295f7
acl: add 256-bit AVX512 classify method ...
Introduce classify implementation that uses AVX512 specific ISA.
rte_acl_classify_avx512x16() is able to process up to 16 flows in parallel.
It uses 256-bit width registers/instructions only
(to avoid frequency level change).
Note that for now only 64-bit version is supported.
Signed-off-by: Konstantin Ananyev <konstantin.ananyev@intel.com>
2020-10-14 14:23:00 +02:00
2020-05-05 23:46:21 +02:00
2019-11-15 11:36:27 +01:00
2020-06-24 23:42:04 +02:00
2020-09-08 00:09:50 +02:00
2020-10-05 23:56:37 +02:00
2019-07-19 14:17:11 +02:00
2020-05-24 23:42:36 +02:00
2019-05-03 00:37:13 +02:00
2020-10-01 16:51:24 +02:00
2019-03-15 06:46:50 +01:00
2019-05-03 00:37:13 +02:00
2019-10-18 10:03:08 +02:00
2019-11-15 09:58:01 +01:00
2020-07-03 10:04:15 +02:00
2020-10-06 21:51:03 +02:00
2019-11-26 00:12:08 +01:00
2019-03-12 23:05:06 +01:00
2020-10-06 00:42:21 +02:00
2019-04-03 20:52:35 +02:00
2020-09-08 00:09:50 +02:00
2020-09-08 00:09:50 +02:00
2020-10-01 16:51:24 +02:00
2020-02-05 15:29:59 +01:00
2020-10-01 16:51:24 +02:00
2020-10-01 16:51:24 +02:00
2020-07-10 13:41:29 +02:00
2020-10-01 16:51:24 +02:00
2020-10-01 16:51:24 +02:00
2020-10-08 09:34:58 +02:00
2020-02-16 11:30:30 +01:00
2019-07-16 12:45:30 +02:00
2019-05-09 17:50:59 +02:00
2020-09-08 00:09:50 +02:00
2020-10-14 14:23:00 +02:00
2018-10-12 19:33:02 +02:00
2018-12-19 01:25:56 +01:00
2020-09-18 18:55:08 +02:00
2019-01-20 13:17:48 +01:00
2020-10-01 16:51:24 +02:00
2020-10-01 16:51:24 +02:00
2019-07-08 20:21:34 +02:00
2020-10-01 16:51:24 +02:00
2020-10-06 00:42:21 +02:00
2020-07-21 19:20:00 +02:00
2020-09-18 18:55:10 +02:00
2020-07-08 00:15:35 +02:00
2020-09-08 00:09:50 +02:00
2020-10-08 09:34:58 +02:00
2019-11-15 09:58:01 +01:00
2020-07-30 20:32:49 +02:00
2020-08-07 13:02:04 +02:00
2020-10-01 16:51:24 +02:00
2019-05-03 00:37:13 +02:00
2020-09-30 23:16:56 +02:00
2020-10-01 16:51:24 +02:00
b64c2295f7