Ashwin Sekhar T K 14a4e2844b common/cnxk: align NPA stack to ROC cache line size
Network Pool accelerator (NPA) is part of ROC (Rest Of Chip). So
NPA structures should be aligned to ROC Cache line size and not
CPU cache line size.

Non alignment of NPA stack to ROC cache line will result in
undefined runtime NPA behaviour.

Fixes: f765f5611240 ("common/cnxk: add NPA pool HW operations")
Cc: stable@dpdk.org

Signed-off-by: Ashwin Sekhar T K <asekhar@marvell.com>
Acked-by: Jerin Jacob <jerinj@marvell.com>
2021-09-21 11:08:55 +02:00
2021-08-17 08:37:52 +02:00
2021-08-17 08:37:52 +02:00
2021-09-22 08:47:42 +02:00
2016-11-13 15:25:12 +01:00
2021-05-18 19:06:56 +02:00
2021-08-17 08:37:52 +02:00
2021-08-17 08:37:52 +02:00
2021-09-22 21:50:54 +02:00
2020-09-07 23:51:57 +02:00
2018-01-04 22:41:38 +01:00
2021-08-17 08:37:52 +02:00

DPDK is a set of libraries and drivers for fast packet processing.
It supports many processor architectures and both FreeBSD and Linux.

The DPDK uses the Open Source BSD-3-Clause license for the core libraries
and drivers. The kernel components are GPL-2.0 licensed.

Please check the doc directory for release notes,
API documentation, and sample application information.

For questions and usage discussions, subscribe to: users@dpdk.org
Report bugs and issues to the development mailing list: dev@dpdk.org
Description
No description provided
Readme 128 MiB
Languages
C 99.1%
Meson 0.5%
Python 0.2%
Shell 0.1%